• Become a Registered Member
• Why Register?
• What's New
• VHDL Models
• FMF Models, Packages and Tools
• Other VHDL model sites
• Verilog Models
• FMF Models
• Other Verilog model sites
• Cores
• Behavioral IP Models
• 3rd Party Models
• White Papers
• Request a Model
• Frequently Asked Questions
• Model Development
• Tell a Colleague about FMF

What's New at FMF for the week of 2008 June 29

New Files

• idt70t3399.vhd Updated VHDL model of a 128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM w/JTAG. This update corrected timing generic names.

  Version 1.4

• idt70t3399.ftm Updated timing file for IDT70T3339S parts from IDT. This update corrects port names.

  Version 1.1

• idt70t3399dd.vhd Updated VHDL model of a 128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM in PQFP package. This update corrected timing generic names.

  Version 1.4

• idt70t3399dd.ftm Updated timing file for IDT70T3339SDD parts from IDT. This update corrects port names.

  Version 1.1

---

What's New at FMF for the week of 2008 June 22

New Files

• idt70t3339.vhd Updated VHDL model of a 512K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM w/JTAG. This update corrected timing generic names.

  Version 1.5

• idt70t3339.ftm Updated timing file for IDT70T3339S parts from IDT. This update corrects port names.

  Version 1.1

• idt70t3339dd.vhd Updated VHDL model of a 512K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM in PQFP package. This update corrected timing generic names.

  Version 1.5

• idt70t3339dd.ftm Updated timing file for IDT70T3339SDD parts from IDT. This update corrects port names.

  Version 1.1

• s29al008d.vhd Updated VHDL model of a 8Mbit(1M x 8-Bit/512K x 16-Bit) Boot Sector Flash Memory. This update corrects a Chip Erase bug.

  Version 1.2

---

What's New at FMF for the week of 2008 June 15

New Files

• idt70t3319.vhd Updated VHDL model of a 256K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM w/JTAG. This update corrected timing generic names.

  Version 1.5

• idt70t3319.ftm Updated timing file for IDT70T3319S parts from IDT. This update corrects port names.

  Version 1.1

• idt70t3319dd.vhd Updated VHDL model of a 256K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM in PQFP package. This update corrected timing generic names.

  Version 1.5

• idt70t3319dd.ftm Updated timing file for IDT70T3319SDD parts from IDT. This update corrects port names.

  Version 1.1

• s29al004d.vhd Updated VHDL model of a 4Mbit(512K x 8-Bit/256K x 16-Bit) Boot Sector Flash Memory. This update corrects a Chip Erase bug.

  Version 1.2

---

What's New at FMF for the week of 2008 June 08

New Files

• mcm63z818.vhd Updated VHDL model of a Pipelined ZBT SRAM 256K x 18. This update corrected timing generic names.

  Version 1.2

• mcm63z818.ftm Updated timing file for MCM63Z818, CY7C1352, and MT55L256L18P parts from Cypress, Micron, and Motorola. This update changes port name DQ0 to DQA0.

  Version 1.2

• s29ws512p.vhd Updated VHDL model of a 512 Mbit(32M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.16

• s29ws512p.v Updated Verilog model of a 512 Mbit(32M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.19

• s29ws512p.sv Updated SystemVerilog model of a 512 Mbit(32M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.18

---

What's New at FMF for the week of 2008 June 01

New Files

• cy7c1380.vhd Updated VHDL model of a 512K 36 Pipelined SRAM. This update corrects FILE declaration syntax.

  Version 1.1

• cy7c199.vhd Updated VHDL model of a 32K X 8 SRAM. This update removed unneeded tipd generic.

  Version 1.1

• s29ws128p.vhd Updated VHDL model of a 128 Mbit(8M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.15

• s29ws128p.v Updated Verilog model of a 128 Mbit(8M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.19

• s29ws256p.vhd Updated VHDL model of a 256 Mbit(16M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.15

• s29ws256p.v Updated Verilog model of a 256 Mbit(16M x 16-Bit), Simultaneous Read/Write, Burst Mode Flash Memory. This update corrects RDY setting when AVDNeg goes low during burst read.

  Version 1.19

---

What's New at FMF for the week of 2008 May 25

New Files

• conversions.vhd Updated VHDL package of conversion functions used in many FMF models. This update fixed default base for x=0 in to_int_str.

  Version 1.8

• cy7c106.vhd Updated VHDL model of a 256K X 4 SRAM. This update removed an extra tipd generic.

  Version 1.3

• cy7c131.vhd Updated VHDL model of a SRAM DUAL-PORT 1K X 8. This update corrects the tsetup_IOL0_RWL generic name.

  Version 1.1

• cy7c131.ftm Updated timing file for CY7C131 and IDT7130 parts from Cypress and IDT. This update corrects the IOL port name.

  Version 1.1

• cy7c1334.vhd Updated VHDL model of a Pipelined ZBT SRAM 64K x 32. This update corrects some timing generic names.

  Version 1.2

• cy7c1334.ftm Updated timing file for CY7C1334 and MT55L64L32P1 parts from Cypress and Micron. This update corrects the DQA0 port name.

  Version 1.1

---

Monthly summaries of new files are also posted in the FMF monthly news letter. If you would like to subscribe, send your request to: fmf-request@freemodelfoundry.com.

Copyright © 2008 Free Model Foundry, 324 N Murphy Ave, Sunnyvale, CA 94085, USA
Verbatim copying and distribution is permitted in any medium, provided this notice is preserved.
Updated: 2008 June 29