SystemVerilog models are provided to reduce workstation memory requirements for simulating large (512Mb and larger) memories.