

Table of Contents

1.	Introduction	1
2.	Header	1
3.	File Organization	2
4.	Libraries	2
5.	Aesthetics and Maintainability	2
6.	Entity	3
6.1	Generics	3
6.2	Port Declarations	6
7.	Single-Bit Models	6
8.	Architecture	7
8.1	Signal Declarations	7
8.2	Wire Delay Block	8
8.3	Concurrent Procedures Section	8
8.4	Process Section	8
8.4.1	Variable Declarations	11
8.4.2	Timing Check Section	12
8.4.3	Functionality Section	13
8.4.4	VITAL State Tables	13
8.4.5	Path Delay Section	13
9.	Negative Timing Constraints	13
	APPENDIX 1	A-1