This month's comment comes from Magnus Danielson in Sweden.
Magnus writes:
"I was BTW very happy to find a QDR II model. The Micron-model looked like pure crap to me and I know I want to do timing-correct analysis on this one eventually. Luckilly all QDR II connections will be purely point-to-point, so that helps in creating a fair model of PCB timing (I doubt that we will go for the full shebang, but at least try to make another step in the right direction)."
Do you have a comment or an experience with board or system level verification you would like to share? If so, please send it to the email address at the bottom of this page.
The following is a list of 74 updates to the Free Model Foundry website for the month of July 2007.
Please note we are continuing to add Verilog models to the library.
There are now models and timing files covering over 10,500 part numbers on the FMF website.
Package Updates:
Model Additions and Updates:
The following models have either been added or updated in the released libraries:
flash:
nlb:
ram:
stnd:
stndh:
Separate VHDL and Verilog model list pages reflect these updates.
For full details on FMF modeling practices and how to use models in your verification work, you may purchase "ASIC & FPGA Verification, A guide to Component Modeling" by Richard Munden, available from Amazon.com.
Keep up to date on news and events at FMF by subscribing to the FMF Monthly Newsletter. To put yourself on the distribution list, send e-mail to: fmf-request@freemodelfoundry.com. Please include your e-mail address in the message body.
Or better yet, become a registered subscriber.
Have a great August
Contact Richard Munden: munden@freemodelfoundry.com